package pipeline

import circt.stage.ChiselStage
object Main extends App {
  ChiselStage.emitSystemVerilogFile(
    new Core(),
    args
  )
}
